Item Details

Print View

Practical Design Verification [electronic resource]

edited by Dhiraj K. Pradhan, Ian G. Harris
Format
EBook; Book; Online
Published
Cambridge, UK ; New York : Cambridge University Press, 2009.
Language
English
ISBN
9780521859721 (hardback), 0521859727 (hardback)
Contents
  • Model checking and equivalence checking / Masahiro Fujita
  • Transaction-level system modeling / Daniel Gajski and Samar Abdi
  • Response checkers, monitors, and assertions / Harry Foster
  • System debugging strategies / Wayne H. Wolf
  • Test generation and coverage metrics / Ernesto Sánchez, Giovanni Squillero, and Matteo Sonza Reorda
  • SystemVerilog and Vera in a verification flow / Shireesh Verma and Ian G. Harris
  • Decision diagrams for verification / Maciej Ciesielski, Dhiraj K. Pradhan, and Abusaleh M. Jabir
  • Boolean satisfiability and EDA applications / Joao Marques-Silva.
Description
Mode of access: World wide Web.
Notes
Includes bibliographical references and index.
Copyright Not EvaluatedCopyright Not Evaluated
Technical Details
  • Access in Virgo Classic
  • Staff View

    LEADER 01821nam a2200337 a 4500
    001 u7213125
    003 SIRSI
    005 20170710092711.0
    006 m d
    007 cr n
    008 081124s2009 enka sb 001 0 eng d
    010
      
      
    a| 2008050653
    020
      
      
    a| 9780521859721 (hardback)
    020
      
      
    a| 0521859727 (hardback)
    035
      
      
    a| (WaSeSS)ssj0000341710
    040
      
      
    a| DLC c| DLC d| BTCTA d| YDXCP d| BWKUK d| BWK d| BWX d| CDX d| PMC d| DLC d| WaSeSS
    050
    0
    0
    a| TK7874.58 b| .P73 2009
    082
    0
    0
    a| 621.3815/48 2| 22
    245
    0
    0
    a| Practical design verification h| [electronic resource] / c| edited by Dhiraj K. Pradhan, Ian G. Harris.
    260
      
      
    a| Cambridge, UK ; a| New York : b| Cambridge University Press, c| 2009.
    504
      
      
    a| Includes bibliographical references and index.
    505
    0
      
    a| Model checking and equivalence checking / Masahiro Fujita -- Transaction-level system modeling / Daniel Gajski and Samar Abdi -- Response checkers, monitors, and assertions / Harry Foster -- System debugging strategies / Wayne H. Wolf -- Test generation and coverage metrics / Ernesto Sánchez, Giovanni Squillero, and Matteo Sonza Reorda -- SystemVerilog and Vera in a verification flow / Shireesh Verma and Ian G. Harris -- Decision diagrams for verification / Maciej Ciesielski, Dhiraj K. Pradhan, and Abusaleh M. Jabir -- Boolean satisfiability and EDA applications / Joao Marques-Silva.
    538
      
      
    a| Mode of access: World wide Web.
    650
      
    0
    a| Integrated circuits x| Verification.
    655
      
    0
    a| Electronic books.
    700
    1
      
    a| Pradhan, Dhiraj K.
    700
    1
      
    a| Harris, Ian G.
    710
    2
      
    a| Ebook Central - Academic Complete
    856
    4
    0
    u| http://RE5QY4SB7X.search.serialssolutions.com/?V=1.0&L=RE5QY4SB7X&S=JCs&C=TC0000341710&T=marc
    596
      
      
    a| 1
    999
      
      
    a| XX(7213125.1) w| WEB i| 7213125-1001 l| INTERNET m| UVA-LIB t| INTERNET
▾See more
▴See less

Availability

Google Preview

Google Books Preview

Read Online