Item Details

Design and Performance Analysis of Hardware Support for Parallel Simulations

Reynolds, Jr; Pancerella, Carmen; Srinivasan, Sudhir
Format
Report
Author
Reynolds, Jr
Pancerella, Carmen
Srinivasan, Sudhir
Abstract
It has been established elsewhere [Reyn92] that hardware to support parallel discrete event simulations (PDES) is desirable. We describe the steps leading to the implementation of a hardware-based framework to support PDES. We begin with an exploration of the criteria necessary to make such a framework both practical and useful, concluding that maintenance of sequential consistency is sufficient, while "observable" sequential consistency is more desirable but difficult to attain. We derive a functional design based on these criteria, and from that derive a prototype design. Also, we establish the utility of our design, showing that computation of critical global values, such as global virtual time, can be done in times two orders of magnitude or better than typical event times in discrete event simulations. Note: Abstract extracted from PDF text
Language
English
Date Received
20121029
Published
University of Virginia, Department of Computer Science, 1992
Published Date
1992
Collection
Libra Open Repository
Logo for In CopyrightIn Copyright

Availability

Access Online